Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Non-instruction fetch-based architecture reduces almost 100 percent of the dynamic power and energy
Luleå University of Technology, Department of Computer Science, Electrical and Space Engineering, Embedded Internet Systems Lab.ORCID iD: 0000-0002-4897-5603
Jönköping University.
2010 (English)In: 2010 IEEE/ACM International Conference on Green Computing and Communications, GreenCom 2010, 2010 IEEE/ACM International Conference on Cyber, Physical and Social Computing, CPSCom 2010: Hangzhou; 18 December 2010 - 20 December 2010, Piscataway, NJ: IEEE Computer Society Press , 2010, p. 418-424Conference paper, Published paper (Refereed)
Abstract [en]

This paper demonstrates the benefit of FPGAs for better power and energy efficiency when exploited for non- instruction fetch-based architecture. By replacing load/store architecture by non-instruction fetch-based designs for matrix multiplication, we reduced almost 100% of the dynamic power. Hence reconfigurable computing is the potential key to saving energy in battery-powered embedded systems and to solve the dissipated power dilemma, as the heat becomes the bottleneck of traditional high frequency processors. If the same strategy is applied to mainstream computers and data center servers, we will not only reduce electricity bills but we will also contribute to greener computing by improving the IT sector’s CO2 emissions. The work involves three different designs, which multiply two matrices A and B of nxn 32-bit items and store the result in C matrix of nxn 64-bit items. The first two designs employ a single-purpose processor with different number of storage registers 2n and 2n2 and the third design uses a computer system piloted by NIOS II/e processor with on-chip memory. The designs were captured in VHDL language and prototyped on an Altera Cyclone II EP2C35F672C6 device. Both synthesis and place&route steps were performed with Quartus II 6.0 Web Edition. The experiments were made on Altera DE2 board. In this paper we have also clarified further the power estimation error of Altera power estimation tools, which we have evaluated in [1].

Place, publisher, year, edition, pages
Piscataway, NJ: IEEE Computer Society Press , 2010. p. 418-424
National Category
Other Electrical Engineering, Electronic Engineering, Information Engineering
Research subject
Industrial Electronics
Identifiers
URN: urn:nbn:se:ltu:diva-30374DOI: 10.1109/GreenCom-CPSCom.2010.94Local ID: 428418e0-07c5-11e0-b767-000ea68e967bISBN: 978-1-4244-9779-9 (electronic)OAI: oai:DiVA.org:ltu-30374DiVA, id: diva2:1003601
Conference
International Symposium on Energy-aware Computing and Networking : 18/12/2010 - 20/12/2010
Note
Godkänd; 2010; 20101214 (abdren)Available from: 2016-09-30 Created: 2016-09-30 Last updated: 2018-05-28Bibliographically approved

Open Access in DiVA

No full text in DiVA

Other links

Publisher's full text

Authority records BETA

Renbi, AbdelghaniDelsing, Jerker

Search in DiVA

By author/editor
Renbi, AbdelghaniDelsing, Jerker
By organisation
Embedded Internet Systems Lab
Other Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 8 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf