Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Accelerating volume rendering using an on-chip sram occupancy map
WSI/GRIS, University of Tübingen.
AMD.
WSI/GRIS, University of Tübingen.
2001 (English)In: ISCAS 2001 :: the 2001 IEEE International Symposium on Circuits and Systems : conference proceedings : 6-9 May 2001, Sydney Convention and Exhibition Centre, Darling Harbour, Sydney, Australia, Piscataway, NJ: IEEE Communications Society, 2001, Vol. 2, p. 757-760Conference paper, Published paper (Refereed)
Abstract [en]

One of the most severe problems for ray casting architectures is the waste of computation cycles and I/O bandwidth, due to redundant sampling of empty space. While several techniques exist for software implementations to skip these empty regions, few are suitable for hardware implementation. The few which have been presented either require a tremendous amount of logic or are not feasible for high frequency designs (i.e. running at 100 MHz) where latency is the one of the biggest issues. In this paper, we present an efficient space leaping approach which requires only a small amount of SRAM (4 Kbit for a 256 3 volume) and can be easily integrated into ray casting architectures. For each subcube of the volume, a bit is stored in an occupancy map, indicating whether the subcube is empty or not. Using a set of real-world datasets, we show that frame-rates well above 15 frames per second can be accomplished for the VIZARD II volume rendering architecture

Place, publisher, year, edition, pages
Piscataway, NJ: IEEE Communications Society, 2001. Vol. 2, p. 757-760
Identifiers
URN: urn:nbn:se:ltu:diva-33061DOI: 10.1109/ISCAS.2001.921181Scopus ID: 35011609Local ID: 7d214c80-49b7-11dd-a9fb-000ea68e967bISBN: 0-7803-6685-9 (print)OAI: oai:DiVA.org:ltu-33061DiVA, id: diva2:1006296
Conference
IEEE International Symposium on Circuits and Systems : 06/05/2001 - 09/05/2001
Note
Upprättat; 2001; 20080704 (johhir)Available from: 2016-09-30 Created: 2016-09-30 Last updated: 2018-05-09Bibliographically approved

Open Access in DiVA

No full text in DiVA

Other links

Publisher's full textScopus

Authority records BETA

Hirche, Johannes

Search in DiVA

By author/editor
Hirche, Johannes

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 18 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf