Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Counterexample-guided simulation framework for formal verification of flexible automation systems
Luleå University of Technology, Department of Computer Science, Electrical and Space Engineering, Computer Science.ORCID iD: 0000-0003-2936-4185
Luleå University of Technology, Department of Computer Science, Electrical and Space Engineering, Computer Science.ORCID iD: 0000-0002-9315-9920
Luleå University of Technology, Department of Computer Science, Electrical and Space Engineering, Computer Science.
2015 (English)In: IEEE 13th International Conference on Industrial Informatics (INDIN), 2015: Cambridge, United Kingdom, 22-24 July 2015, Piscataway, Nj: IEEE Communications Society, 2015, p. 1192-1197, article id 7281905Conference paper, Published paper (Refereed)
Abstract [en]

This paper proposes a framework for formal verification of industrial automation software in an intuitive way. The IEC 61499 function block architecture is assumed to be the input language, and the Intelligent Mechatronic Components (IMC) architecture is assumed as an underlying design pattern for the applications, which implies autonomous control logic in each IMC and their compositions to systems in a plug-and-play way. Then the system is automatically verified using model checking and the counter examples for the failed model checking properties are played back step-by-step and state-by-state in the simulation model that most industrial automation control systems would have built as the basis for initial testing. Net Condition Event Systems formalism (a modular extension of Petri net) is used to model the decentralized control logic and discrete-state dynamics of the plant. The model is then subjected to model checking using the ViVe/SESA tool chain. The method's application is illustrated using a simple pick and place manipulator. A closed loop model of Plant and Controller is used. Controller is extensively verified for safety, liveliness and functional properties of the robot. We then show how a counter example for deadlock detected by the model checker is played back in the simulation model for visualizing how exactly the system deadlocked.

Place, publisher, year, edition, pages
Piscataway, Nj: IEEE Communications Society, 2015. p. 1192-1197, article id 7281905
National Category
Computer Sciences
Research subject
Dependable Communication and Computation Systems
Identifiers
URN: urn:nbn:se:ltu:diva-34507DOI: 10.1109/INDIN.2015.7281905Scopus ID: 84949493863Local ID: 8ba144b0-089e-4d22-bf05-1d73a4a0d67dISBN: 9781479966493 (electronic)OAI: oai:DiVA.org:ltu-34507DiVA, id: diva2:1007758
Conference
IEEE International Conference on Industrial Informatics : 22/07/2015 - 24/07/2015
Note
Validerad; 2016; Nivå 1; 20151012 (patsan)Available from: 2016-09-30 Created: 2016-09-30 Last updated: 2018-05-17Bibliographically approved
In thesis
1. Enhanced engineering of component-based industrial automation systems using formal methods
Open this publication in new window or tab >>Enhanced engineering of component-based industrial automation systems using formal methods
2018 (English)Doctoral thesis, comprehensive summary (Other academic)
Abstract [en]

Industrial automation is facing challenges related to a manufacturing change from mass pro-duction to mass customization. As a result, the focus of automation has been shifting to flexi-bility, reconfigurability and safety assurance resulting in a new class of systems that is heavilymodular. We call this new class of systems as Component-Based industrial Automation Sys-tems (CBAS).

Given the current challenges and shift in focus, the current engineering practices and meth-ods need to be changed or upgraded. One of these practices is software verification and valida-tion (V&V) techniques. Simulation is one of the well-known V&V techniques used currentlyin CBAS. Simulation is performed by building simulation models for the physical process,for example, simulation using Matlab. However, development of simulation models is time-consuming and does not guarantee 100% validation of the automation control software makingjust simulation inadequate for CBAS. To address this problem, formal verification has beenconsidered as a proper complementary V&V technique. Discrete state model checking is oneof such approaches, which is the process of automatically verifying whether a set of desiredformal specifications is satisfied over the target system model. While model checking is com-putationally resource hungry, it has been successfully used in other adjacent areas of computersystems engineering, such as hardware design, proving its ability to handle problems of rea-sonably large complexity. This suggests that model checking can be applied in the industrialautomation domain, and there has been an impressive number of works towards this goal.

Despite moderate successes and promises the reality is that formal techniques are rarelyused in the development practice by industrial automation engineers. It seems that the existingtools and methods do not fit into the current Software Development Life Cycle (SDLC) of au-tomation systems engineering. This thesis first looks at current state of art with comprehensiveliterature review, identifying 3 main challenges for lack of industrial adoption of formal verifi-cation. The thesis then presents various formal method approaches to address these challenges.The main contribution of the thesis is a method for the formal verification of IEC 61499 func-tion block applications using Abstract State Machines (ASM) and model checking. A formaldescription for main artifacts of the standard is presented in the thesis. Further, ASM rules fortranslation for function blocks to the input format of the SMV model checker is presented. Inthis way, the proposed verification method enables the formal verification of the IEC 61499control systems.

As results, the thesis presents an application of this framework to industrial automation usecases to check for functional and non-functional requirements. It also presents use cases wherethe proposed framework is used for verifying portability of IEC 61499 based control applica-tions across different implementation platforms compliant with the IEC 61499 standard.

Place, publisher, year, edition, pages
Luleå: Luleå tekniska universitet, 2018. p. 300
Series
Doctoral thesis / Luleå University of Technology 1 jan 1997 → …, ISSN 1402-1544
National Category
Computer Systems Computer Sciences
Research subject
Dependable Communication and Computation Systems
Identifiers
urn:nbn:se:ltu:diva-68113 (URN)978-91-7790-082-5 (ISBN)978-91-7790-083-2 (ISBN)
Public defence
2018-05-29, A109, Luleå Campus, Luleå, 12:00 (English)
Opponent
Supervisors
Available from: 2018-04-03 Created: 2018-03-30 Last updated: 2018-05-17Bibliographically approved

Open Access in DiVA

No full text in DiVA

Other links

Publisher's full textScopus

Authority records BETA

Patil, SandeepVyatkin, ValeriyPang, Cheng

Search in DiVA

By author/editor
Patil, SandeepVyatkin, ValeriyPang, Cheng
By organisation
Computer Science
Computer Sciences

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 13 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf