Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
A discrete syntax for level-sensitive latched circuits having n clocks and m phases
Luleå University of Technology, Department of Computer Science, Electrical and Space Engineering, Computer Science.
Luleå University of Technology, Department of Computer Science, Electrical and Space Engineering, Computer Science.
1996 (English)In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, ISSN 0278-0070, E-ISSN 1937-4151, Vol. 15, no 1, p. 111-126Article in journal (Refereed) Published
Abstract [en]

We present a syntax which allows the discrete specification of semantically unambiguous level-sensitive latched circuits for an unprecedented class of complex and unrestricted sequencing schemes. Circuits obeying the syntax are timing-robust, even though the syntax contains no linear timing, delay or skew specifications. The syntax provides a constructive definition of a correct circuit by formulating the circuit according to a discrete clocking subsyntax and a delay-independent circuit subsyntax, which together need only comply with two rules. The syntax defines a class of latched circuits which are provably oscillation-free, race-free, always able to comply with setup and hold time constraints, and are always implementable given the freedom to slow the clocks down sufficiently. The formalism can cope with edge-triggered synchronizers, and with qualified clocking as found in gated latching. Compliance check times for the syntax are linear in the size of the circuit. As motivation for the formalism we give an example of a timing synthesis derived directly from the syntax, for a polyrhythmically clocked chip ensemble

Place, publisher, year, edition, pages
1996. Vol. 15, no 1, p. 111-126
National Category
Computer Sciences
Research subject
Dependable Communication and Computation Systems
Identifiers
URN: urn:nbn:se:ltu:diva-4657DOI: 10.1109/43.486277ISI: A1996TX78700011Scopus ID: 2-s2.0-0029734641Local ID: 2a1e7480-9c3d-11dd-94de-000ea68e967bOAI: oai:DiVA.org:ltu-4657DiVA, id: diva2:977531
Note

Godkänd; 1996; 20081017 (ysko)

Available from: 2016-09-29 Created: 2016-09-29 Last updated: 2018-07-10Bibliographically approved

Open Access in DiVA

No full text in DiVA

Other links

Publisher's full textScopus
By organisation
Computer Science
In the same journal
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Computer Sciences

Search outside of DiVA

GoogleGoogle Scholar

doi
urn-nbn

Altmetric score

doi
urn-nbn
Total: 21 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf